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The project for this master thesis consists of two
parts. The first part is a study of the application of a
design of microinstructions to emulate a S/360-like target
CPU. The second part is the construction of a hardware system
that demonstrates the internal functioning of the target CPU,
as a means of teaching students the concepts of computer
architecture and microprogramming.
The microinstructions used in this porject are designed
by Prof. T. C. Chen. They specify only register-transfer and
branch operations arithmetic and logic operations are not
included. Yet arithmetic and logic operations can still be
implicitly specified if the arithmetic and logic unit(ALU) of
the system is designed as an autonomous functional unit.
An ALU as an autonomous functional unit will contain
within itself the control logic necessary for its operations.
It communicates with other parts of the system through a set
of interface registers. The way to activate its operations is
to pass to it the operands and an operation control word
through the interface registers. After it has completed the
specified operation with the input operands, it returns the
result again through the interface registers. Thus instead of
explicitly including arithmetic and logic operations in the
specification of the operations within a system, direct
register-transfers can be used to move the related operands
and operation control words to the autonomously functioning
ALU to bring about the required operations.
Since the microinstructions used in this project specify
only register-transfer and branch operations, they give a neat
and concise abstaction of the target CPU, and carry out the
functions of the target CPU instructions in a fairly
straight-forward manner.
Initial development of the microprograms for the
emulation of the target CPU was carried out by simulation
using the APL language. Then a hardware system is contructed
to demonstrate. how functions of the target CPU instructions
are carried out by the microprograms. The hardware system
offers a convenient way of examining and changing contents of
the target CPU registers, and allows step-by-step execution of
a machine program and the microprograms. The state of the
target CPU at the end of each step can be displayed on a
specially designed panel for scrutiny, to allow detailed
classroom demonstrations.
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1Table of Acronyms and Symbols
Acronyms
AOP interlace operation register for the
floating-point ALU
AOV arithmetic result overflow
ARN arithmetic result negative
ARZ arithmetic result zero
ENAB enable interrupt
FR floating-point register
FRAR interface address register for FR's
FRDR interface data register for FR's
FROP interface operation register for FR's
INDC machine status indicator
IR instruction register
IR/B2 subregister B2 of IR(bits 16-19)
IR/D2 subregister D2 of IR(bits 20-31)
IR/OP subregister OP of IR(bits 0-7)
IR/Rl subregister R1 of IR(bits 8-11)
IR/X2 subreister X2 of IR(bits 12-15)
LFRDR subregister LFRDR of FR(bits 32-63)
MAR memory address register
MASK interrupt mask
MDR memory data register




UFRDR subregister UFRDR of FR(bits 0-31)
XOP interface operation register of fixed-point ALU
XR general purpose register
(fixed point register)
XRAR interface address register for XR's
XRDR interface data register for XR's
XRN index arithmetic result negative
XROP interface operation register for XR's




uMAR control store address register
uMDR control store data register
uMOP interface operation register for
the control store
micro-index registeruXR
uXRAR interface address register for uXR's
UXRDF interface data register for iXR's
uXROF interface operation register for uXR's
Symbols
125 decimal number 125
04C1)h hexadecimal number 04C1
01000000)b binary number 01000000
3Introduction
Different system levels exist for the description and
implementation of digital systems. At a low level, a system
is described in terms of electronic components such as
transistors and resisters, and the interconnections among
them. The next higher level involves logic gates and flip
flops and their interconnections[l]. Above the logic gate
level is the register-transfer level. Design components at
the register-transfer level include registers, control logic
for performing functional transfers among the registers, and
a sequence logic for sequencing these functional transfers.
Functional transfers among the registers involve taking data
from one or two registers, performing a certain arithmetic
or logic operation with these data, and then placing the
result into a sink register. Direct transfer of data from
one register to another also takes place[2]. Thus the
transfer of data among registers at the register-transfer
level are not only of the direct register-transfer type, but
are functional transfers involving arithmetic and logic
operations.
A system design approach that expresses operations
within a system with only direct register-transfer and
branch operations is adopted by Prof. T. C. Chen, in his
design of a set of microinstructions for the implementation
of the control of a computing system[3]. There are only two
formats in his microinstructions one is for
register-transfer and the other for branch. Arithmetic and
logic operations are implicitly handled by an autonomously
functioning arithmetic and logic unit(ALU). The ALU is
designed to contain within itself the control logic
necessary for the coordination of its operations. It
communicates with other parts of the system via a set of
interface registers. Through these interface registers, it
receives input operands and an operation control word, and
after performing the required operation, returns the result.
Thus in Chen's system design approach, arithmetic and logic
operations are evoked by using register-transfer
microinstructions to move the operands and an operation
control word to the autonomously functioning ALU. The ALU
then computes and returns the result.
There are two advantages in this system design
approach. The first one is a concise system description
that consists of only register-transfer and branch
operations. The second one deals with the partitioning of
4the control logic of the system. As the part of the control
logic for arithmetic and logic operations is made to be
logically isolated within the autonomously functioning ALU,
the remaining part of the control logic that governs
operations outside the ALU is made simplier. Design and
implementation of either part of the control logic will be
easier than the design and implementation of a centralized
control that coordinates all the operations within the
system.
In the project for this master thesis, Chen's
microinstructions are used to emulate an IBM S/360-like
target CPU. There are two autonomously functioning ALU's in
the target CPU, respectively for floating-point and
fixed-point arithmetic. Furthermore, the work registers
inside the target CPU and the memory for the target CPU are
also designed to function as autonomously functioning units.
They all communicate with each other through interface
registers.
Another design example that also uses autonomous
functional units is the LIMAC system[4]. Yet the concept of
using of using autonomous functional units is not carried to
the extreme in the LIMAC system, for it executes a special
microinstruction that specifies data movement between a
group of registers and a memory of 256 locations. This
means that control lines must be run from the central
control structure to the memory concerned to control the
latter's read and write operations. Thus the LIMAC system
includes a memory that does not function as an autonomously
functioning unit.
There are two objectives of the project for this
master thesis. The first is the' emulation of a S/360-like
target CPU mentioned above. The second is the construction
of a hardware system as a teaching tool to demonstrate the
internal functioning of this target CPU.
The hardware system that has been constructed to
demonstrate the internal functioning of the target CPU
consists of a large panel. On the panel is pictured the
configuration of the target CPU and is installed a set of
numeric display units. Contents of the registers of the
target CPU can conveniently be displayed on the numeric
display units. Execution of machine programs and
microprograms can he carried out step-by-step to facilitate
the observation of the internal functioning of the target
5CPU.
In this thesis, all hexadecimal numbers are suffixed
with a closing parenthesis followed by the small letter h,
such as 142E)h. All the binary numbers are also suffixed
with a closing parenthesis, but are then followed by the
small letter b, such as 10000000)b. Decimal numbers are not
suffixed with any special symbols. The term 'machine
program' is used to refer to a program in machine language
of the target CPU.
6Chapter 1
A Design of Microinstructions with Simple Formats
1.1) Design philosophy
The data flow within a digital system can be expressed
in terms of functional transfers and direct transfers of
data among registers. Functional transfers perform
arithmetic and logic operations on the data taken from one
or two source registers, and place the result into a sink
register, such as 'A- B+ C' and 'A--- B x 2', in which A.
B, and C are individual registers. If the arithmetic and
logic unit within a digital system is designed to function
autonomously, and accept input operands and return the
result through a set of interface registers, arithmetic and
logic operations can be removed from the specifications of
the data flow within the system.
It is towards this end that Chen designed his
microinstructions for the implementation of the control of a
computing system.
1.2) Microinstruction formats and the target CPU
There are two formats in Chen's microinstructions.
One is for register-transfer, and the other for branch. They
are shown in Fig.1.1.
The distinction between a branch and a
register-transfer microinstruction lies in the logic state
of the most significant bit. If this bit is a 1, the
instruction word is a branch one, otherwise, it is for data
movement among registers.
Microinstructions with these two formats have been
used to emulate a target CPU with an architecture close to
that of the -IBM S/360. The architecture is given in
Fig.1.2. Addresses, lengths, and functions of the registers
of the target CPU, are given in Fig.1.3. Another list of the
registers in alphabetic order, together with their
addresses, can be found in Appendix A.
7Register-transfer
microinstruction
0 1 6 7 8 9 23
0 A Isink source/immediate operand
I=I: immediate operand
A=1: +1
A, I=0,0 C(source)- C(sink)
A,I=1,0 C(source)+ 1 → C(sink)
A, I=O, 1 immediate operand → C(sink)
A,I=1,1 Lmmediate operand + 1 → C(sink)
Branch microinstruction:
0 l 2 3 4 5 13 14 15 16 23
1 r S bitnameP q uX uA




0/1: test and jump if 0/1
0/1: (no push)/push into micro-stack if 0/1
}iX field contains the address to one of the four
micro-index registers, pXR(O) to uXR(3), in the
target CPU.






























Fig. 1.2 Architecture of the target CPU.
9Address
Length(bits,(hexa-
decimal) Name decimal) Function
08 IR 32 instruction register
1C IR/OP 8 subregister OP of IR(bits 0-7)
ID IR/R1 8 subregsiter R1 of IR(bits 8-11)
1B IR/X2 4 subregister X2 of IR(bits 12-15)
19 IR/B2 4 subregister B2 of IR(bits 16-19)
20 IR/D2 12 subregister D2 of IR(bits 20-31)
OD MDR 32 memory data register
OF 24MAR memory address register
nil MOP 8 interface operation register for memory
PCOE 24 program counter
09 INDC 8 machine state indicator
OA MASK 8 interrupt mask
FR(O)-
FR(6) 64 floating-point work registers
OB FRDR 64 interface data register for FR's
1E UFRDR 32 subregister UFRDR of FRDR(bits 0-31)
IF LFRDR 32 subregister LFRDR of FRDR(bits 31-63)
10 FRAR 8 interface address register for FR's
01 FROP 8 interface operation register for FR's
XR(O)-
XR(15) 32 general purpose registers
oc XRDR 32 interface data register for XR's
11 XRAR 8 interface address register for XR's
03 XROP 8 interface operation register for XR's
00 AOP 8 interface operation register for
the floating-point ALU
02 XOP 8 interface operation register for
the fixed-point ALU
Fig.1.3 Addresses, names, and functions of the
target CPU registers. Most significant
bit of a register is bit 0.




decimal) Name decimal) Function
12 24 micro-instruction registeriIR
13 16 micro-program counterpPC
15 uMDR 24 control store data register
14 16uMAR control store address register
07 8jMOP interface operation register for
the control store
uXR(0)
16 micro index registersuXR(3)
16 uXRDR 16 interface data register for the uXR's
17 8uXRAR interface address register for the iXR's
06 uXRO P 8 interface operation register for
the uXR's
Fig.1.3(continued
Execution of a register-transfer microinstructior
moves the contents from a source register into a sink
register, or moves the immediate operand from the
microinstruction into a sink register. The sink register
is specified by the sink field-of the microinstrucion.
Whether the source data comes from a source register or
comes as an immediate operand depends on the logic state of
bit 8 of the microinstruction. If bit 8 is a 0, the source
data comes from a source register which is specified by the
least significant 15 bits of the microinstruction. If bit 8
is a 1, the same least significant 15 bits are interpreted
as an immediate operand which is to be transfered into the
sink register. Bit 7 of the register-transfer
microinstruction -specifies whether the source data is
incremented by 1 before being loaded into the sink register.
When hit 7 is a 1, such an incrementation is performed,
otherwise, it is not.
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During a register-transfer operation, if the sink
register is shorter than the source register, the extra
leftmost bits of the data from the source register will be
truncated. On the other hand, if the sink register is
longer, zeros will be appended to the left of the most
significant bit of the source data, as illustrated in
Fig.1.4. The same adjustment to the length of the sink
register also applies when immediate operand is the source.
If the immediate operand or the contents from a source
register is incremented by 1 before being loaded into the
sink register, as specified by bit 7 of the
microinstruction, it is the result after the incrementation
to which this adjustment to the length of the sink register
annI i rac-
Execution of a branch microinstruction involves a
sequence of micro-operations. First a specified condition






Fig.1.4 Adjustment of source data to the
width of sink register
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of any one bit of a certain register defined by the bitname
field of the microinstruction. If the test condition is not
satisfied, no branch is made. Otherwise a branch is made to
the effective address calculated using the information
contained in the PA and uX fields(Fig.1.1). The uX field
contains the address to one of four micro-index
registers(jXR's, Fig.1.2) in the target CPU. Contents of uA
is the displacement. The displacement is OR-ed with the
micro-index addressed by the uX field to produce the
effective address. But before this effective address is
placed into the address register, iPC, for the control
store, original. contents of jiPC may need to be pushed into
the micro-stack in the target CPU, according to the logic
state of the p field in the branch microinstruction word. A
one in the P field specifies such a push into the
micro-stack if a branch is successfully made.
The first four bits of the bitname field of a branch
microinstruction define the register to be tested for
branching. The last five bits define which particular bit is
involved in the test by numbering individual bits of the
register under test from left to right in an increasing
order. If the register under test is longer than 32 bits,
only the most significant 32 bits are involved the the test.
If the bitname field contains a zero, an unconditional
branch will be made.
Bits 3 and 4 of a branch microinstruction are used to
specify how the test hit is to be changed. Bit patterns of
bits 3 and 4 for different actions on the test bit are given
in Fig.1.1. Whenever a branch microinstruction is executed,
the test hit will be changed according to the specification
in bits 3 and 4, irrespective of whether a branch is
successfully made or not. Thus a, special use of a branch
microinstruction is to change the logical state of a certain
hit of a certain register. Assume that bit 7 of the
register A is known to be in logical state 1. Consider a
branch microinstruction that tests bit 7 of register A and
will effect a branch if the test bit is in logical state
zero(bit 2 of the branch microinstruction= 0). The
execution of this branch microinstruction will not cause a
branch. But by properly setting up the action pattern in
bits 3 and 4, the-test bit can be changed accordingly.
The architecture of, the target CPU which is emulated
by using the register-transfer and branch microinstructions
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has been given in Fig.1.2. The addresses and functions of
its registers have also been given in Fig.1.3. In Figs.1.3
and 1.4, some registers are prefixed with the letter u to
indicate that they are associated with the manipulation of
microinstructions. The same convention also applies to the
uX and uA fields of the branch microinstructions. In
Fig-1.3, the FR's, the XR's and the iXR's are not assigned
with addresses because they are not addressable by the
microinstructions. Their access will he discussed later in
this chapter.
The instruction register IR and floating-point data
register FRDR in the target CPU are each divided into
subregisters. These subregisters can also be individually
accessed. Their names and relative postions are given in
Fig.1.3.
Internal operations of the target CPU include
arithmetic and logic operations, and memory fetch and store.
In the following sections, how these operations are carried
out by using the register-transfer microinstructions is
discussed.
1.3) ALU operations
There are one fixed-point and one floating-point ALU
in the target CPU. Specification of operation to these two
ALU's is made by passing a control word to the operation
registers attached to them. Fig.1.5 shows how the floating
point ALL! is operated. The floating-point ALU is provided
with an operation register called AOP. Normally the AOP
contains a zero. When a certain datum is placed into this
AOP, the ALU will automatically fetch data from the
floating-point data register FRDR and the memory data
register MDR respectively, perform some arithmetic or
logic operation with them, and place the result back to
FRDR. Then the AOP is reset to zero. Different data placed
into AOP will evoke different arithmetic or logic
operations. If a particular operation is desired between
contents of FRDR and MDR, the corresponding control word
should be put into AOP. The control word may be moved into
AOP from another register, say REG, by a register-transfer
microinstruction. Or it may directly come as an immediate
operand of a register-transfer microinstruction(Fig.1.5). A
















7C: multiply or, 0 AOP II1
7D: divide imrneaia to
operand
for single precision arithm.
in hexadecimal representation
Fig.1.5 Operating the floating
point ALU
The control words for the floating-point ALU only
specify single-precision operations. That means only the
most significant 32 bits of FRDR are involved in the
operat Lons, and its least significant 32 bits are not
affected when results are returned to it. If arithmetic
operations with double precision are desired, another. 32-bit
register inside the target CPU must be logically cascaded to
MDR to form a 64-bit composite register. A 64-bit double
word will then be read from memory into this composite
register for arithmetic operations with the full contents of
FRDR. A new set of control words will be needed to specify
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double precision operations for the floating-point ALU.
Whenever any one of these double precision control words is
placed into AOP, the floating-point ALU will go to fetch the
full contents of FRDR as one input operand, and the contents
of the 64-bit composite register as another input operand
for the execution of the corresponding arithmetic operation.
Yet in the present design of the target CPU, such an
arrangement for double precision operations has not been
implemented, so only single precision operations are offered
by the floating point ALU.
The control words for the floating-point ALU are
designed to be respectively the same as the opcodes of those
machine instructions of the target CPU that specify
floating-point arithmetic(Fig.1.12). Such a design of the
control words will he explained later in section 1.6.
The format of floating-point numbers used in the




The most significant bit is the sign bit. The next seven
most significant bits hold the characteristic which is
interpreted as an excess-64 exponent of 16. The rest of the
bits represent the fraction.
The fixed-point ALU is operated in the similar manner
as the floating-point ALU is operated. Control words for it
are given in Fig-1.6. Its operation register is the register
XOP(Fig.1.6). One input of this ALU comes from XRDR. The
other input comes from either MDR or the subregister IR/D2
of the instruction register. The other input comes from the
subregister IR/D2 only when the fixed point ALU is
performing the operation of indexing(see control word 50 in
Fig.1.6). Results of the ALU are always stored into XRDR
from the register AC. So each time after the fixed-point ALU
performs an arithmetic or logic operation, contents in AC
and XRDR will be the same. For multiplication, the upper
half of the result appears both in AC and XRDR, and the
lower half remains in the register MQ. For division, the
7 8
16
MDR control word for
IR the fixed-point ALU:













52: decrement by 1
53: increment by 1
89: left shift by 1 bit;
0 enters LSB
88: right shift by 1 bitin hexadecimal
representation 0 enters MSB
8E: rotate leftward by
1 bit
Fig.1.6 Control words for the fixed-point ALU.
remainder appears both in AC and XRRDR, and the quotient
stays in MQ. Meanwhile it should be noted that when data
are moved into XRDR from some other parts of the CPU,
contents in AC will not be changed.
Like the control words for the floating-point ALU,
most of the control words of the fixed-point ALU are
respectively made to be equal to the opcodes of those target
CPU instructions that specify fixed-point arithmetic and
logic operations(Fig.1.12). The exceptions are the control
words for incrementation,.decrementation, and the addition
of the contents of XRDR with that of IR/D2 these three
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control words have no correspondence with the opcode of any
target CPU instructions. Yet careful comparison may find
that the control word for the operation of XRDR+IR/D2 is the
same as the opcode of the STore instruction of the target
CPU(Fig.1.12, pp.25) both are 50)1. This is unintentional
and dose not suggest any correlation between the operation
of XRDR+IR/D2 and the function of the STore instruction.
The design of the control words of the fixed-point ALU will
further be discussed later in section 1.6.
Values of the arithmetic results of the fixed-point
and floating-point ALU's will change the logical states of
the condition bits in the indicator INDC. Definitions of the
hits of the INDC are given in Fig.1.7. The ARZ and ARN bits
are set if the arithmetic results of the two ALU's are zero
and negative respectively. The ARZ bit will also be set if
the results of the AND, OR, NAND, NOR operations of the
fixed-point ALU are zero. The AOV bit is set if the
arithmetic results of the two ALU's overflow. The XRN bit
is set if the result of indexing performed by the fixed
point ALU is negative. The STKF bit is set if pushing into
the stack is attempted when it is full. the STKM bit is set
if popping from the stack is attempted when it is empty. The
I/0-in-progress bit is set if the I/O device is not ready
for data exchange with the CPU.
o 7
INDC
XRN: index arithm. result neg.
ARN.: arithm. result negative
ARZ: arithm. result zero
AOV: arithm. result overflow
STKM: stack empty
STKF: stack full




FiQ.1.7 Definitions of bits of INDC
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1.4) Access of memory and work registers
Memory fetch and store operations in the target CPU
are illustrated in Fig.1.8. MOP is the operation register of
the memory. When a 1 is fed into MOP, contents of the
memory location addressed by MAR will be fetched in to MDR.
Conversely, with a 2 fed into MOP, the contents of MDR will
be stored into the memory location addressed by MAR.
Please note that MDR is wired both to memory and I/O
devices. To it there is no distinction between the two,
only the address in MAR specifies the difference. Such a
design saves the need for a signal line from the CPU to
signify if memory or I/O devices are being accessed at the
moment, while sacrificing some memory locations for I/O
devices[5]. The basic unit of memory is a word of four







Fig.1.8 Memory fetch and store
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In the target CPU, there is one array of
floating-point registers and another array of general
purpose registers. Accessing individual registers of these
two arrays is carried out in the same way as memory is
accessed. As shown in Fig.1.9, the floating-point registers
are equipped with two registers, FRAR and FROP, and the
general purpose registers with XRAR and XROP. FROP and XROP
are functionally identical to MOP, and FRAR and XRAR
identical to MAR.













Fig.1.9 General purpose registers and
floating-point registers
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Of the general purpose registers, XR(O) is designed to
be hardwired to contain a zero. As will be explained in the
next section, the effective address of the second operand of
a machine instruction is calculated by adding together
a displacement from the machine instruction, a base, and an
index. The base and the index each comes from one of the
general purpose registers. The convenience of hardwiring
XR(O) to contain a zero is that, whenever a machine
instruction specifies both the base and the index to come
from XR(O), the displacement within the machine instruction
becomes the absolute address of the second operand.
The above descriptions explain how the ALU's, the
memory, and the work registers function as autonomou`
functional units. While each of these functional units
possesses one or two of its own interface registers, they
also share the use of some common ones. For example, the
unit of floating-point registers exclusively owns FROP and
FRAR as its interface registers, but shares the use of FRDR
with the floating-point ALU. The result produced by the
floating-point ALU into FRDR can immediately be stored into
one of the floating-point registers. If the gloating-point
ALU produces its result into an output register instead of
directly into FRDR, an extra step will be needed to move the
result from that output register into FRDR, before the
result can be stored into one of the floating-point
registers. The shared use of FRDR between the
floating-point ALU and the unit of floating-point registers
eliminates such an extra step. Another example of shared
interface register is the MDR which is commonly used by the
memory, the floating-point ALU, and the fixed-point ALU.
The use of shared interface registers also reduces the total
number of interface registers of all the autonomous
functional units inside a system.
The operation registers, AOP, MOP, XROP, and FROP,
mentioned above all accept some data and in response
activate some operations. After such operations have been
performed, the operation registers will be reset to zero.
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1.5) Execution of the instructions of the target CP
The machine language instructions of the target CPU
are given in Fig.1.12. All the instructions have only one




7 11 12 15 lh 19 200 31
The mnpmnnirepresentation of the format is
OPCODE R1,D2(X2,B2).
Please note that the division of subregisters of the
instruction register IR is directly mapped to the division
of fields in the instruction format of the target CPU. The
subregisters of IR is
subreisters of IR
IR/OP LR/Rl IR/X2 IR/B2 IR/D2
0 7 8 11 12 15 16 19 20 31
So when the contents of the subregister OP of IR, denoted
symbolically as IR/OP, is moved into some other register, it
is the opcode of the instruction in IR that is moved.
Though architecture of the target CPU has been
designed to be close to that of the IBM S/360, not all the
instructions of the target CPU find their counterparts in
the S/360 instruction repertoire. The diagram in Fig.1.10
shows the categories of the target CPU instructions, as well
as the overlapping between the target CPU instruction
repertoire and the S/360 instruction repertoire.
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Rotate leftward, logical left/right
shift shift amount specified by
effective address of the second
operand.
Branch on logical state of one of the
8 bits of the indicator INDC with
change of the test bit specified.
CALL,RETurN,HALT NO-OP
INDC ANDed/ORed with immediate operand.
MASK ANDed/ORed with immediate operand. target CPU
instructions
INDC stored into/loaded from RI.
MASK stored into/loaded from Ri.
Fixed-point arithmetic with immediate
addressing mode.
AND, OR, NAND, NOR operations witTi
immediate addressing mode.
RX--format Eloaing-point and fixed point
arithmetic
common
RX-format store, store floating, load, instructions
and load floating operations.




Fig.1.10 Categories of target CPU instructions, and
overlapping between target CPU instructions
and S/360 instructions.
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Since the target CPU instructions are not a subset of
the S/360 instructions, the target CPU is not
upward-compatible with the S/360 machines. For those
instructions of the target CPU which have their counterparts
in the S/360 instruction repertoire, their opcodes and
mnemonics have been made to follow their counterparts'. The
opcodes of such instructions are underlined in Fig.1.12.
In the following, an example of how the intructions of
the target CPU is executed by using the microinstructions
under discussion is presented. The example used here is the
instruction coded in hexadecimal as 5835C024)h. The
operation code is 58)h meaning to load into one of the
general purpose registers a word from memory. The first
operand is the general-purpose register 3, XR(3). It will
receive the data word from memory. The field X2 contains
05)h, the field B2 contains OC)h, the displacement is 024)h
together they define the address of the second operand.
Suppose XR(5) contains 00000090)h and XR(C),or XR(12),
contains 00007404)h. Then the effective address, 0074B8)h,












Fig.1.11 Calculation of the effective address.
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Now assume that the instruction 5835C024)h has been
placed into the instruction register. The microprogram for
generating the effective address for the second operand is
microinstructions comments
IR/B2 XRAR Put base address into XRAR.
1-} XROP Fetch base into XRDR.
50)h XOP XRDR base+ displacement.
XRDR- IR/D2 Store partial result into IR/D2.
IR/X2- XRAR Put index address into XRAR.
IX R O P Fetch index into XRDR.
50)h+ XOP XRDR- Index+ partial result in IR/D2.
XRDR+ MAR Store final result into MAR.
The microprogram is given in a symbolic form. The first two
microinstructions fetch the base from XR(12) into XRDR. The
third microinstruction adds together the displacement and
the base. The control word for this special addition is
50)h(Fig.1.6). The fourth microinstruction stores the
partial result into IR/D2. Then the index from XR(5) is
fetched and -add to the partial result in IR/D2 to produce
the effective address. Finally the effective address is
placed into the memory address register MAR. The following
piece of microprogram fetches the contents from the memory
location with the address 0074B8)h which is housed in MAR,
and load the contents into XR(3):
microinstruction comments
1- MOP Memory fetch.
MDR-XRDR Move data into XRDR.
LR/R1 XRAR Move address of destination
general purpose register into XRAR.





decimal) monic name actior
70 STE store floating FR(R1) M(EA)
50 ST store XR(RI) M(EA)
51 store double XR'sSTD XR(R1,R1+1) M(EA,EA+1)
FR(RI) 1
78 LE load floating M(EA)
58 L load M(EA) XR(RI)
59 LDX load double XR's XR(RI,R1+1)M (E A, EA+1)
7A AE add floating FR(Rl)+M(EA) FR(RI)
7B SE FR(Rl)-M(EA)subtract floating FR(R1)
7C ME FR(R1)xM(EA)multiply floating FR(RI)l
7D DE divide floating FR(R1):M(EA) FR(RI)'
5A A XR(R1)+M(EA)add XR(RI)
5B S XR(Rl)-M(EA)subtract XR(RI)
5C M multiply XR(R1)xM(EA) XR(R1)
5D D XR(R1):M(EA)divide XR(RI)
6A AI add immediate XR(Rl)+EA XR(R1)
subtract immediateSI XR(R1)-EA XR(R1)
Fig.1.12 Machine language instructions of the target CPU.
The opcodes of those instructions having their
counterparts in the S/360 instruction repertiore
are underlined.
Only the most significant 32 bits of the related
floating-point register are involved the least significant





decimal) monic name Action
6C MI multiply immediate XR(R1)xEA- XR(Rl)
6B DI divide immediate XR(R1)EA- XR(R1)
54 ANDN XR(R1)AM(EA) XR(R1)
56 OR0 XR(R1)vM(EA) XR(R1)
5E NANDNA XR(R1)M(EA)- XR(R1)
NO NOR5F XR(R1)MM(EA)} XR(R1)
64 NI AND immediate XR(R1)AEA XR(R1)
66 0I OR immediate XR(R1)vEA- XR(R1)
NA I6E NAND immediate XR(R1),NEA- XR(R1)
6F NO.C NOR immediate XR(R1)vEA XR(R1)
89 SLL shift left logical XR(R1)x2 XR(R1) 0- LSB
88 SRL shift right logical XR(R1)x2 XR(R1) 0- MSB
8E ROL rotate leftward rotate XR(R1) leftward
EA times
43 CALL call subroutine PSW STACK
EA± PC
44 RETN return from subroutine STACK- PSW





decimal monic name Action
46 BCNT branch on count XR(R1)-1 XR(R1)
45 B unconditional branch EA PC
BIO 5
47 branch on I/O if INDC/IO4 =1, EA PC
not ready
48 BSTKF branch on stack full if INDC/STKF=1, EA PC
49 BSTKM branch on stack empty if INDC/STKM=1, EA PC
BAOV 54A branch on overflow if INDC/AOV =1, EA- PC
4B BARZ5 branch on zero if INDC/ARZ =1, EA PC
4C BARN5 branch on negative if INDC/ARN =1, EA PC
4D BXRN5 branch on index if INDC/XRN =1, EA-} PC
arithmetic negative
HALT8A halt PC PCB
NOOP8B no-operation PC+ PC
Fig.1.12 (continued)
With PC PC, execution of the same HALT instruction will be
repeated. This endless loop can be broken if the CPU
receives an I/O interrupt request(see section 2.1, pp.33).
3All operand fields ignored.
4INDC/IO stands for I/O bit of INDC. Other bits of INDC are
referenced in the same way.
5For all the conditional branch instructions.
R1= 0: test bit is reset to zero,
1 reversed,
2: unchanged,





80 SMASK6 set MASK MASKvD2-- MASK
81 RMASK6 reset MASK MASKAD2- MASK
82 SINDC6 set INDC INDCvD2- INDC
83 RINDC6 reset INDC INDCD2- INDC
84 STMSK7 store MASK MASK - RI
LDMSK785 load MASK RI- MASK
STIND786 store INDC INDC-RI
87 LDIND7 load INDC RI- INDC
0 X2, and B2 fields must contain a zero, R1 field ignored.
7 X2, B2, and_D2 fields are not used.
Fig-1-12(continued)
1. 6) Selection of control words for the ALU's
As mentioned in section 1.3 of this chapter, all the
control words of the floating-point ALU and most of the
control words of the fixed-point ALU are designed to be
equal to the opcodes of those target CPU instructions that
specify the corresponding arithmetic and logic operations.
For example, the four control words of the floating-point
ALU(Fig.1.5) are respectively identical with the opcodes of
the four floating-point arithmetic instructions (Fig.1.12).
Since the floating-point arithmetic instructions of the
target CPU are respectively, the same as the four RX-format,
floating-point arithmetic instructions of the S/360, the
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four control words of the floating-point ALU are in turn
equal to the opcodes these four S/360 instructions
respectively. The opcodes of the S/360 instruction set are
optimized in a way to facilitate the hardware design of the
system. So by making the control words of the
floating-point ALU matched with the opcodes of the
RX-format, floating-point arithmetic instructions of the
S/360, such an optimization of the S/360 opcodes can be
taken advantage of in the design and implementation of the
hardware structure of the ALU. Even though the hardware
structure of the floating-point ALU will not be specified in
this thesis, the advantage of this choice of its control
words will still be there when design and implementation of
the ALU hardware is actually carried out.
Only three of the control words for the fixed-point
ALU have no correspondence with any of the opcodes of the
target CPU instructions, namely, the controls foi
incrementation, decrementation, and the operation of
XRDR+IR/D2. The reason of making all the other control
words matched with the opcodes of those target CPL
instructions specifying the corresponding fixed-point
arithmetic and logic operations is basically the same as
that explained in the previous paragraph. However not all
the target CPU instructions have their counterparts in the
S/360 instruction repertoire(Fig.1.10). So not all the
control words for the fixed-point ALU have a correspondence
with the opcodes of the S/360 instructions. For those
control words of the fixed-point ALU that have no
correspondence with any of the S/360 opcodes, their design
still follows the convention of matching the control words
with opcodes of those target CPU instructions specifying the
corresponding arithmetic and logic operations. This saves
the trouble of using another convention of designing these
control words without any particular purpose.
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Chapter 2
The microprogramed control function of the target CPU
The part of the target CPU that deals with the
execution of the microinstructions is depicted in Fig.2.1.
Functions and lengths of the registers in Fig.2.1 have been
given in Fig.1.3.
2.1) The emulator
The emulator the microprograms that implement the
control of the target CPU--- resides in the control store
of the target CPU. A full listing of the emulator is given
in Appendix A. A flowchart of the emulator is given
Fig.2.2.
For the execution of each machine instruction of the
target CPU, the emulator first calculates the effective
address for the second operand, and then decodes the opcode.
Decoding of the opcode is made with the aid of a jump table.
Each entry of the jump table is a branch microinstruction.


















































a function routine is a
microoprogram performing
the functions of one or
more of the instructions
EA for effective address
Fig.2.2 A flowchart for the emulator.
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the beginning of a function routine which is a microprogram
performing the functions of one or more of the machine
instructions. The address of each entry of the jump table
coincides with the opcode of one of the machine
instructions.
Fig.2.3 shows an example of how the opcode of the
machine instruction ST(store) is decoded. First the emulator
moves the opcode into uPC. The next microinstruction fetched
from the control store is a branch microinstruction from
location 0050)h. Execution of this branch microinstruction

















STore function routine n
instruction for STore instruction
Fig.2.3 An example of decoding the opcode using
the jump table. All numbers are hexadecimal.
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After the execution of each target CPU instruction,
the emulator examines the status bits of the indicator
INDC(Fig.1.7) to see whether any interrupt request is needed
to be served. Here the term 'interrupt request' means a
request to interrupt the machine program under execution.
Theoretically if the emulator finds that an interrupt
request needs to be served, it should push the current
contents of the program status word* into the stack and call
the corresponding interrupt service routine into execution,
by loading the starting address of that service routine in
the program counter. However, since no interrupt service
routines has yet been written for the target CPU, the
emulator only executes a HALT instruction of the target CPU
instruction repertoire in response to an interrupt request.
No interrupt service routine is written for the target CPU
because such routine gives no additional educational value
to the illustration of how operations within the target CPU
are carried out by the microprograms, which is one of the
major objectives of this project. A flowchart showing the
interrupt handling procedure of the emulator is given in
FiQ.2.4.
The execution of a HALT instruction does not change
the state of the target CPU even the contents of the
program counter PC is not altered(Fig.1.12). So once a HALT
instruction is executed, this instruction will repeatedly be
fetched from the memory and be executed. The way to break
this endless loop is to set the I/O bit of the indicator
INDC by a certain I/O device attached to the target CPU, so
as to bring into execution of an I/O handling routine.
However, since no interrupt handling routine of any kind is
provided for the target CPU, and since the emulator responds
to any interrupt request only by executing a HALT
instruction, setting of the I/O bit of INDC only causes the
target CPU to fetch and execute repeatedly a HALT
instruction again.
An usage of the HALT instruction is for it to serve as
an indicator to the ending of a machine program. The
emulator for the target CPU is to be run on a hardware
system that demonstrates the internal functioning of
the target CPU. The hardware system is able to recognise
*The program status word(PSW) of the target CPU consists of






I/O bit=1 MASK( 1)=1
STKF bit=1 MASK( 2)=1
STKM bit=1, MASK(3)=1 HALT




INDC (2) =S TK F
INDC(3)=STKM
INDC(4)=AOV
INDC (5) =ARZ Fig. 2.4 Interrupt handling


















the HALT instruction and to stop the execution of a machine
program. Users of the hardware system will then be allowed
to examine and change the contents of registers of the
target CPU. Another usage of the HALT instruction is to
stop the operation of the CPU the CPU will resume its
operations only after it has received an I/O interrupt
signal from an external I/O device, as explained in the
previous paragraph. More on the use of the HALT instruction
will be given in chapter 4.
When the indicator INDC is examined by the emulator to
determine if any interrupt request is present, the ENAB bit
is examined first. If the ENAB bit is a zero, the emulator
goes on to fetch the next machine instruction for execution.
If the ENAB bit is a 1, the emulator continues checking the
following bits of INDC, starting from the second leftmost
bit down to the rightmost bit(Fig.2.4). The ARZ and the ARN
bits are not examined because no interrupt service is
necessary if an arithmetic result is either zero or
negative. In the process of checking the individual bits of
INDC that come after the ENAB bit, when the emulator finds a
certain bit being set to 1, it goes on to examine the
corresponding bit in the MASK. If that bit in the MASK is
also set to,1, the emulator executes a HALT instruction. If
that bit in the MASK is a zero, the emulator proceeds to
examine the following bits of the INDC. If no interrupt
request is needed to be served, the emulator then fetchs the
next instruction of the target CPU for execution.
There are eight target CPU instructions that operate
on the contents of INDC and MASK(Fig.1.12, pp.2a). Four of
these instructions deal with the exchange of data between
one of the general purpose registers and INDC or MASK they
are
mnemonic action
STMSK RI, store MASK into R1
LDNISK RI, load RI into MASK
STIND RI, store INDC into R1
LDIND RI, load R1 into INDC.
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In these four instructions, the first operand RI refers to
one of the general purpose registers the X2, B2, and D2
fields are not used(refer to pp.21 for instruction format).
The other four target CPU instructions deal with the
set and reset of individual bits of INDC and MASK, by means
of AND and OR operations with the displacement D2 of the




RMASK, D2 MASKAD2- MASK
RINDC D2 INDCAD2-} INDC
In these four instructions, the RI field is not used. The
X2 and the B2 fields must contain a zero.
2.2) The micro-index registers
There are four micro-index registers, the uXR's, in
the target CPU(Fig.2.1). The contents of the uXR(0) has been
designed to be hardwired to a value of zero. The most
significant bit of the .XR(1) is designed to be hardwired to
a logical one. Reasons for these two special designs are
liven below.
The effective address of a branch operation is
calculated by performing a logic OR between the displacement
in the uA field and the index addressed by the uX field of a
branch microinstruction. If a branch to the address 14C6)h
is desired, the following possible sequence of operations
would be carried out. First a register-transfer
microinstruction moves the data 1400)h into JXRDR. Then
another register-transfer microinstruction moves an address,
say 03)h, into JXRAR. Again a third register-transfer
microinstruction places a 2 into uXROP to store the data
1400)h from uXRDR into .uXR(3). In the above three
microinstructions, the source data may just come as
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immediate operands. Finally a branch microinstruction
with the values of 03)h and C6)h in its uX field and uA
field respectively is executed. If the test condition
specified in this branch microinstruction is satified, a
branch will be made to location 14C6)h of the control store.
From this example, it can be seen that if a branch to
a particular address is to be satisfactorily performed, four
microinstructions may be needed. This is especially so when
contents of the uXR's are frequently changed. If most of
the branches within the emulator are made to the effective
addresses formed with the same index, it will be desirable
to place that particular index permanently into one of the
uXR's. This reduces the frequency of using four
microinstructions to perform a branch operation, because now
the most frequently used index is permenently available and
there is consequently less need to load a new index into one
of the uXR's whenever before a branch microinstruction is
executed.
It is for the above reason that uXR(O) is designed to
be hardwired to contain a zero. A large portion of the
emulator resides in the control store within the address
boundaries of 0000)h and OOFF)h (see Appendex A). Most of
the branches within the emulator also specify their
effective addresses inside these boundaries. Since any
effective address in the range of 0000)h and OOFF)h can be
formed with the index 0000)h, 0000)h is the most frequently
used index and it is hardwired into i1XR(O) by design.
Furthermore, whenever a branch microinstruction specify
uXR(O) to be the source of the index, the displacement in
the uA field of the microinstruction word becomes the
absolute branch address.
If a new index has to be loaded into one of the iXR's,
say uXR(3), the following possible sequence of
microinstructions may be executed:
microinstruction comment
index uXRDR
03 uXRAR move address of destination
uXR into uXRAR.
02 uXROP store index into uXR(3).
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The source of the index in the first microinstruction has
not been defined. The index may come from a source register
or come as an immediate operand from the microinstruction
word. Suppose the index is OEOO)h, and the first
microinstruction specifies that it comes as an immediate
operand. Execution of this first microinstruction will put
OEOO)h correctly into uXRDR. Even though the immediate
operand is 15 bits long(Fig. 1. 1) while uXRDR is 16 bits
long, a leading zero will automatically be appended to the
left of the most significant bit of the immediate operand
before it is loaded into uXRDR(Fig.1.4). This leading zero
will not change the value of OEOO)h. But if the required
index is 8E00)h, most significant bit being a 1, it becomes
impossible for a register-transfer microinstruction to
specify an immediate operand of 8E00)h to be moved into
uXRDR, because the immediate operand field is only 15 bits
long. Yet the index 8EOO)h can still be loaded in another
way. It is to set aside 128 locations in the control store
to hold 128 indices starting from 8000)h to FFOO)h.
Whenever any one of them is needed, it can be retrieved from
the control store and put into one of the jXR's. However
this method will require more microinstructions and a longer
exectuion time:
microinstructior comment
index address pMAR Put address of the required
index in control store into jiMAR,
1 uM0 P retch index into jMDR.
uMDR uXRDR
3 uXRAR Suppose.uXR(3) is to receive
the index.
2uXROP Store index from JXRDR into
uXR(3).
So the use of a register-transfer microinstruction with an
immediate operand still sounds attractive. In order to
overcome the difficulty for it to deliver an index with a 1
in the most significant bit, the most significant bit of
uXR(1) has been designed to be hardwired to a logic one.
When data is loaded into uXR(1) from uXRDR, only the least
significant 15 bits are altered. Also when data is fetched
from uXR(1) into uXRDR, a 1 always appears in the most
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significant hit of uXRDR. Now if the index OEOO)h is
desired, a register-transfer microinstruction may first load
it into XiXRDR as an immediate operand. Then this index of
OE00)h can be stored unchanged into either uXR(2) or uXR(3)
from pXRDR. On the other hand, if the index 8E00)h is
desired, the value of OEOO)h in UXRDR can be stored into
uXR(l) to become an index of 8E00)h. Fig.2.5 shows the
effects of loading the value of OEOO)h from JXRDR into
uXR(1) and uXR(3) respectively. It is for the above reason
that the most significant bit of uXR(1) is hardwired to a
logic one by design.
002
uXRn1 uXRARuXRDR uXRAR uXROP uXRDR










Fig.2.5 Two different effects of loading
the value of OEOO)h into the uXR's.
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Chapter 3
The illustrative hardware system
3. 1) Hardware conf iurat, ion
During the first phase of this study, the emulator for
the target CPU was designed and run successfully on a
simulator written in the APL language. Variables and
vectors in the APL language are used to represent registers
of the target CPU and the inemory. Then the emulator is
placed to run on a hardware system serving as a teaching
tool by demonstrating how the machine instructions of the
target CPU are executed by microprograms. It is built
around two Z80 microprocessors running concurrently, and
allows step-by-step execution of both a machine program and
the microprograms. It also provides a large display panel
on which a user can examine and change machine state of the
target CPU. Details of the display panel will be given in
the next section
Configuration of the hardware system is depicted in
Fig.3.1. For convenience of reference, the two processors
are named processor 1 and processor 2 respectively.
Processor 1 is provided with a local memory of 2048 bytes of
EPROM and 1024 bytes of RAM. It is responsible for the
execution of the emulator and the interface with the display
panel. Processor 2 is responsible for the implied functions
of the autonomous functional units of the target CPU. It is
provided with 2048 bytes of EPROM and 21 x 1024 bytes of
RAM. The majority of the RAM storage are for the main
memory of the target CPU. Size of the target CPU main
memory is 5120 words, starting from address 000000)h to
001400)h
Registers of the target CPU are represented by
locations within a memory that is global to both processor 1
and processor 2. Storage capacity of this global memory is
3072 bytes. The first 1024 bytes are RAM, and part of them
are for the representation of registers of the target CPU.
The last 2048 bytes are EPROM and house the emulator. In
other words, the last 2048 bytes serve as the control store
of the target CPU.
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local local
2048 bytesmemory 2048 bytes memory
of EFROM
of EPROM
1024 bytes 21 x 1024
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2048 bytes of EPPCM
panel 1024 bytes of IAN
global
memory
Fig. 3.1 Configuration of the
hardware system.
Microinstructions of the emulator are fetched into
processor I to be executed. After execution of each
microinstruction, contents of those locations within the
global memory which represent registers of the target CPU
may be changed to bring about a change in the machine state
of the target CPU.
As explained in. the previous chapters,
microinstructions of the emulator only move data among
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registers of the target CPU, or perform branch operations.
Arithmetic, logic, fetch, and store operations are taken to
be carried out automatically when control data are put into
the various operation registers. In the hardware system, the
task of such implied operations are implemented using
software in the Z80 assembly language, and executed in
processor 2.
Processor 2 continuously examines contents of the
operation registers. Whenever it finds the contents of any
one of them to he non-zero, it goes to perform the
corresponding operation. Fig.3.2 shows an example of
evoking a floating-point arithmetic operation. First a
register-transfer microinstruction that moves a value into
AOP is executed on the side of processor I. Then processor 2
global
memory












Fig.3,2 Coordination between processor 1 2 for



















reads this value from AOP, performs the corresponding
arithmetic operation between contents of FRDR and MDR, and
puts the result back into FRDR. A store operation is also
given as an example in Fig.3.3. In Fig.s 3.2 and 3.3 the
actual word lengths of the various registers of the target
CPU are ignored for the ease of graphic presentation.
Processor 1 and processor 2 are designed to cooperate
asynchronously. After processor 1 has activated the
operation of processor 2 by putting a control word into one
of the operation registers, it will not go on to execute the
next microinstruction until it has received a signal from
processor 2 to signify that the required operation has been
completed.
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The need for an asynchronous communication between
processor 1 and processor 2 can be illustrated by using the
example in Fig.3.2. Often after an floating-point
arithmetic operation, the result will subsequently be moved
into some other register by the following register-transfer
microinstruction, on the side of processor I. But before
this following microinstruction can be executed, the result
must first be computed and returned by processor 2. That
means processor 1 will have to wait for processor 2 for the
result. So processor 1 and processor 2 must coorporate
asynchronously. The design in the hardware machine is to
use a I/O line from processor 2 to notify processor 1 that
the required operation is completed. The Z80 microprocessor
has an I/O request line to signify the access of I/O
devices. Since no I/O devices are attached to processor 2,
this signal line is used to convey the 'operation completed'
signal to processor 1.
Because fetch and store operations are all carried out
by processor 2, it needs access to the control store, memory
provided for the target CPU, and different groups of work
registers. It will he recalled that the emulator accesses
all these storage devices through their respective interface
data, address, and operation registers. Therefore only
these interface data, address, and operation registers are
needed to be made visible to the emulator, and the actual
storage devices can be made hidden from it. This implies
that the actual storage devices need not be accessable to
processor 1, since the emulator is executed on the side of
processor 1. So they are all placed in the local memory of
processor 2.
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3.2) The display panel
The hardware system consists of a panel to demonstrate
the internal functioning of the target CPU. Appearance of
this panel is given in Fig.3.4. Configuration of the target
CPU is drawn on the tipper half of the panel in the form
shown in Fig. 3.4. In the lower half of the panel is
installed a numeric display unit for displaying the contents
of the target CPU registers. The unit can display the
contents of one 64-bit register, or the contents of twc
registers which are no longer than 32 bits each. With the
exception of the general purpose registers, the
there is one LED, indicator and a. push-button switch next to
each register pictured on the panel. Whenever anyone of
these push-button switches is closed, the contents of the
associated register is displayed on the numeric display
uni t. The accompanying LED for that register is turned on
to indicate that the contents of that register is on
isplay.
The three groups of work registers, namely, the
floating-point registers, the general purpose registers, the
micro-index registers, are each equipped with only one
push-button switch P Within each group, individual member
registers are each provided with an identification LED
indicator., and their contents are successively put on
display on the numeric display unit when the push-button
switch of the group is repeatedly closed. For example, if
the pushbutton switch of the general purpose registers is
Closed repeatedly, the contents or each general purpose
regiser will successively be displayed on the numeric
display unit, starting from X!R.(O) up to (15)s and then
back to XR (0) When the contents of any one of the general
purpose re{sister is 10111 display, its associated
identification LED 1 udicator w .ll light up. The co teen is of
the floating-point registers and of the micro-index
registers are examined in the same successive aaPner.
The numeric display unit is in the lower half of the
display panel. it displays a number in both hexadecimal and
binary forms, using imsegment display units and discrete
LED 's respectively. Since the longest re a sters of the
target CPU are. 64 bits long s 16 7-segment display units and
64 LED's are provided in the numeric display unit: to allow
the full co cents of one. of. those registers., to be displayed
simnultaneously. If none of the contents of those 64-bit




























Fig. 3.4 The dispolay panel
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registers- the FR's and the FRDR- is on display, the
16 7-segment display units and the 64 LED's are equally
split into two halves in the middle, and these two halves
will simultaeously display the contents of two different
registers which are shorter than 64 bits. Since the second
longest registers in the target CPU are only 32 bits long,
each split half of the numeric display unit is capable of
displaying the contents of any register shorter than 64
bits. When the numeric display unit is displaying the
contents of two different registers, one of the these two
registers must come from the control function of the target
CPU(the ju-prefixed registers), and the other from the rest
of the registers.
when the contents oL two registers are on display by
the numeric display unit, the associated LED indicators for
these two registers are simultaneously lit. In order to
distinguish which half of the numeric display unit is
displaying the contents of which register, a vertical double
line is drawn on the panel to separate all the registers
into two groups. Registers to the right of the vertical
double line can only have their contents displayed on the
right half of the numeric display unit. Registers to the
left of the vertical double line can only have their
contents displayed on the left half of the numeric display
unit. So at any moment, only one register on the left side
of the vertical double line and another on the right side of
the vertical double line can have their contents displayed
by the two halves of the numeric display unit. Furthermore,
the vertical double line is so drawn that to the right of it
are registers pertaining to the control function of the
target CPU.
The two stacks inside the target CPU are also pictured
on the display panel. One is the system stack for storing
the machine program status word at a subroutine call within
a machine program, and the other is the micro-stack for
storing the return address at a subroutine call within the
microprograms. Only the top of these two stacks can be put
on display. The word length of the system stack is 40 bits
the most significant 8 bits correspond to the
indicator(INDC), the next 8 bits to the mask(MASK), and the
least significant 24 bits to the program counter(PC). Thus
the contents of the top of the system stack is too long to
be displayed by half of the numeric display unit, and too
short to occupy the entire display unit. So when the
contents of the top of the system stack is selected on
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display, its PC field, INDC field, and MASK field are made
to separately and successively appear on the left half of
the display unit. When the push-button switch for the
system stack is repeatedly closed, the PC field, the INDC
field, and the MASK field will be displayed in sequence and
then back to the PC field, as shown in Fig.3.5.
At the middle of the upper half of the display panel
is another set of six 7-segment display units. This set of
display units is for the display of the contents either of
the program counter PC, or of the micro-program counter
.PC. For the convenience of reference, it is termed the
address-display as opposed to the numeric display unit in
the lower half of the display panel. When the push-button
switch of PC is closed, the contents of PC will be
simultaneously displayed on the address-display and the left









Fig.3.5 Sequence of display of the different
fields of top of the system stack.
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half o f the numeric display unit. When the push-button.
switch of JPC is closed, it is the contents of uPC that
appears simultaneously on the address-display and the
numeric display unit. When the contents of neither PC nor
iPC is selected on display on the numeric display unit, the
contents of pPC is displayed on the address-display by
default. The use of the address-display will be made more
clear in the next chapter.
PC and pPC are respectively pictured on the left hand
side and the right hand side of the address-display. They
are graphically linked to the address-display each by a row
of three LED's. At any moment, one of the two rows of LED's
will be lit to indicate whether the address-display is
displaying the contents of PC or iPC.
Below the numeric display unit on the panel is a
keyboard for entering hexadecimal number into the
register(64 bits) or registers which are on display on the
numeric display unit. To the left of the keyboard are
several control switchs. Names and positions of these
control switchs are given in Fig-3.4. Their functions are
described below:
DECIMAL: Converts the display of the contents of memory
locations into BCI) format.
BINARY: Converts into floating-point representation(pp.15)
the manual input data into memory locations.
RUN: Runs a machine program starting from the address
contained in PC.
STEP Exercises step-by step execution of the machine
program.
uSTEP: Exercises ustep-by-ustep execution of the
microprograms.
BREAK: Sets a break point at the address on display by the
address-display. If the contents of PC is on
display, the break point is related with the
execution of a machine program. If the contents of
uPC is on display, the break point is related to the
execution of the microprograms.
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LEFT
INPUT Selects the register of which the contents is being
displayed on the left half of the numeric display
unit to accept input from the keyboard.
RIGHT
INPUT Selects the register of which the contents is being
displayed on the right half of the numeric display
unit to accept input from the keyboard.
MEMORY: Displays, on the left half of the numeric display
unit, the contents of the memory location of which
the address is in PC. Repeated closure of this
switch advances the display of memory contents in
the order of increasing address values. Content of
PC, which will be on display on the address-display,
is correspondingly incremented.
A reset switch for resetting the hardware system is
installed on the front side of the chassis that holds the
part of the hardware system other than the display panel.
Details of hardware circuitry for the hardware system
are given in Appendix B.
Chapter 4
Operating the hardware system
Immediately after power up or reset of the hardware
system, the contents of the instruction register IR will be
displayed on the left half of the numeric display unit, and
that of the micro-instruction register iIR will he displayed
on the right half. The address-display will give the
contents of the micro-program counter uPC showing the value
of 0005)h. uPC contains 0005)h because, immediately after
power up or system reset, the first five microinstructions
of the emulator of the target CPU will automatically be
executed for system initialization of the target CPU. These
five microinstructions are
commentaddress u-instruction
0000 0080)h- INDC Enable all interrupts.
0001 OOFF)h- MASK
0002 0003)h- JXRAR Store 0100)h into uXR(3)
0003 0100)h- jXRDR
0004 0002)h iXROP
and their locations in the control store are from 0000)h to
0004)h. so after the execution of these five
microinstructions, uPC points to 0005)h.
The first two of these microinstructions set the ENAB
bit of INDC and all bits of MASK to a logic one to enable
all interrupt requests. The last three microinstructions
put the value of 0100)h into uXR(3). The reason of putting
0100)h into uXR(3) is as follows. Immediately after
power-up or system reset, the user may wish to initiate the
execution of a branch microinstruction that requires the
index of 0100)h to come from JXR(3), or the execution of a
piece of microprogram that includes such a branch
microinstruction. There are quite a number of this kind of
branch microinstructions in the emulator. However
immediately after power-up or system reset, contents of
uXR(3) will be of any arbitrary value. Yet the user may
forget to put 0100)h into jXR(3), or may not want the
trouble to do so every time after power-up or system reset.
The hardware system does this for the user at power-up or
system reset for the user's convenience.
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In the following parts of this chapter, operations of
the hardware system is demonstrated by outlining the steps
of putting a sorting program to run on the hardware system.
The sorting program sorts a list of integers into an
ascending order. The program is given in Fig.4.1 and its
flowchart is given in Fig.4.2. The program is so written
that its starting address must be at 000000)h. The list of
integers to be sorted is to be placed in memory locations
starting from 000041)h and upwards with an increasing
address value. The number of integers is be placed into
000040)h
The sorting program consists of an inner loop and an
outer loop. During the first pass of the inner loop, the
largest integer sinks to the bottom of the list. Then the
outer loop decrements the value in XR(2) so that during the
second pass of the inner loop, the second largest integer
sinks to the next to bottom position. By continuing this
process, the program sorts the whole list of integers into
an ascending order.
At the end of the program is a HALT instruction. The
HALT instruction perfroms no data operation within the
target CPU. No even the contents of the program counter is
changed. Its creation is for the hardware system to





000000 58200040 2,40(0,0)L Get n into XR(2).
000001 6B200001 2,01(0,0)SI Form n-1.
000002 5020003F ST 2, 3F(0,0)
000003 5830003F L 3,3F(0) 0) XR(3)=XR(2)
000004 58430041 L 4,41(3)0) Get (XR(2)+1)th integer
into XR(4).
000005 4)40(3)0)5B430040 S (XR(2)+1)th integer
subtracts (XR(3))th integer.
000006 4C200009 BARN 2,09(0.0) Branch to 000009)h if
result<O. ARN bit unchanged.
000007 4,40(0,0)5A430040 A Restore (XR(2)+1)th
integer in XR(4).
000008 4500000D 0,OD(0,0)B Branch to 00000D)h.
000009 58520041 L 5241(2)0) Exchange (XR(2)+l)th
integer with (XR(3))th
OOOOOA 58430040 4540(3,0)L integer.
OOOOOB 50530040 ST 5,40(3,0)
00000C 50420041 4,41(2,0)ST
46300005OOOOOD BCNT 3)05(0)0) XR(3)=XR(3)-1, branch
to 000005)h if XR(3)>O.
4620000200000E BCNT 2,02(0,0) XR(2)=XR(2)-1, branch
to 000002)h if XR2).
OOOOOF 8A000000 HALT
Fig.4.1 The sorting program. In the program,
n is the number of integers. The
(XR(2)+l)th integer is the integer whose
position on the list is computed by
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The procedure of putting the sorting program to run on
the hardware system is prsented in the following in a
step-wise format. It is assumed that the hardware system
has just been powered up. When contents of the target CPU
registers are changed using the keyboard, the hardware
system interprets the key-in data as hexadecimal data if the
BINARY switch on the display panel is not used. Usage of
both the BINARY and DECIMAL switches will be explained later
in this chater.
1) Close the push-button switch of the program counter PC,
by pressing it once, to have the contents of PC
displayed on the left half of the numeric display unit.
2) Close the control switch LEFT INPUT to select the
register, of which the contents is on display on the
left half of the numeric display unit, to accept data
input from the keyboard. After pressing the LEFT INPUT
switch once, the most significant hexadecimal digit of
the data on display on the left half of the numeric
display unit will be turned on and off successively. In
this case, the selected register for data input is PC.
3) Use the keyboard to change the contents of PC to
000000)h which is the starting address for the sorting
program
4) Close the control switch MEMORY to have the contents of
the memory location 000000)h displayed on the left half
of the numeric display unit. The address-display should
also be displaying the address 000000)h. A row of three
LED indicators graphically linking PC to the
address-display is lit to indicate that the address
000000Th comes from PC.
5) Close the LEFT INPUT switch to select the memory
location 000000)h to accept input data from the
keyboard(see step 2).
6) Use the keyboard to enter the first instruction of the
sorting program into memory location 000000)h.
7) Close the MEMORY switch to advance the display of memory
contents to next higher location. The corresponding
address in PC should also be incremented, and the
address-display will be showing this new address.
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8) Close the LEFT INPUT switch(see step 2).
9) Use the keyboard to enter the next instruction of the
sorting program into the CPU memory.
10) Repeat steps 7 through 9 to enter the entire sorting
program into the CPU memory.
11) Close the push-button switch of PC to have the contents
of PC displayed on the left half of the numeric display
unit.
12) Close the LEFT INPUT switch.
13) Use the keyboard to enter 000000)h into PC.
14) Close the MEMORY switch repeatedly to have the entire
sorting program read out on the left half of the numeric
display unit. This is to examine whether the program is
correctly stored into the CPU memory.
15) In the same way of entering the sorting program into the
CPU memory, enter a list of integers into the memory
starting from location 000041)h and upwards with
increasing address values. The number of integers is
entered into location 000040)h. The number of integers
and the values of the integers may be freely chosen by
the user.
16) Examine whether the list of integer is correctly entered
by following steps 11 through 14 the address value in
step 13 should now be 000040)h.
17) Change the contents of PC to 000000)h by following steps
1 through 3.
18) Close the control switch RUN to have the sorting program
executed. After execution of the sorting program, the
contents of IR will be displayed on the left half of
the numeric display unit, and the contents of uIR on the
right half. The address-display will be showing the
ending address of the sorting program.
19) Examine the list of integers again. It should now be
rearranged into an ascending order.
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20) Re-enter the unsorted list of integers into the CPU
number of integers is entered into 000040)h.
21) Change the contents of PC to 000000)h.
22) Close the control switch STEP once to initiate the
execution of the first instruction of the sorting
program. The address-display will display the contents
of PC showing the memory location of the next
instruction pending execution. The contents of the
various target CPU registers and related memory
locations may be exmained to see the effects caused by
the execution of the first instruction.
23) Repeat the previous step to trace through the execution
of individual instructions of the sorting program. The
entire program may be executed step-by-step by
repeatedly closing the STET' switch, if the user wishes
to do so.
24) Re-enter the unsorted list of integers into the CPU
memory.
25) Set the contents of PC to 000000)h
26) Close the control switch uSTEP to see how a machine
instruction is executed by the microprograms. Each
closure of the pSTEP switch initiates the execution of
one microinstruction. After the execution of each
microinstruction, the address-display shows the contents
of uPC which is the address of the next microinstruction
pending execution. The whole sorting program may be
executed by repeatedly closing the uSTEP switch if the
user wishes to do so.
The control switch BREAK is used to set a break point
which is either related to the execution of a machine
program or to the execution of the microprograms, depending
on if the address-display is showing the contents of PC or
jPC. In the following explanation of the use of the BREAK
switch, the sorting program will be referred to as a sample
machine program.
memory again, starting from address 000041)h. The
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If the address-display is showing the address 000006)6
from PC, closure of the BREAK switch sets a break point at
location 000006)11 in the sorting program. When the sorting
program is executed(by closing the RUN switch), its
execution will stop at 000006)h. The instruction at
location 000006)11 will he the next one pending execution.
If the address-display is displaying the address 0010)h from
jPC, closure of the BREAK switch sets a break point at
0010)h in the microprograms. When a machine instruction is
executed(by closing the STEP switch), execution of the
related microprograms will stop at 0010)h, provided that
execution of that machine instruction involves the
particular microinstruction at location 0010)h. If the
break point does take effect at location 0010)h within the
microprograms, the microinstruction at location 0010)h of
the control store will be the next one pending execution.
Execution of the entire sorting program(by closing RUN) will
also stop immdiately before the first occurrence of the
microinstruction at location 0010)h, if that particular
microinstruction is ever called upon during the execution of
the sorting program.
A preset break point can only stop the execution of a
machine program, or of the microprograms once. Then the
break point becomes ineffective, and a new break point will
have to be set if this is desired.
The control switch BINARY allows the user to enter
decimal data into the target CPU memory. Closure of the
BINARY switch converts the input data from decimal into
floating-point format(see pp.15). However the input decimal
data must assume a fixed format of four integer digits plus
four decimal digits. Suppose the left half of the numeric
display unit is displaying the contents of memory location
0041)h. The user can use the key-board to change its
contents to, say, 12345678. The hardware system will
interpret the number as a hexadecimal number, and store it
into location 0041)h in its original form. If the user
intents to specify the number as a decimal number, he or she
should press the BINARY switch immediately after keying in
the number 12345678. The hardware system then interprets
the number as being decimal, converts it into floating-point
representation, and stores the resultant floating-point
representation into memory location 0041)h. In converting
the number 12345678 into the floating-point format, the
hardware system always takes the last four digits as behind
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the decimal point, as illustrated in Fig-4.3.
left half of the
numeric display unit
inherent decimal point position when the
data is interpreted as a decimal data.
Fig.4.3 Inherent decimal point position of
a number displayed as a decimal number.
Because a decimal input will always be converted into
the floating-point format, decimal input should only be used
when floating-point arithmetic is involved, such as entering
input operands for the sample program of Fig.4.4.
On the other hand, when the left half of the numeric
display unit is displaying the contents of a certain memory
location which is a floating-point number, the user can have
the number displayed in its decimal representation by
pressing the DECIMAL switch. The resultant decimal
representation will also has an inherent decimal point as
shown in Fig.4.3. Therefore numbers larger than 9999.9999
and smaller than 0000.0001 can not be wholely displayed.
Contents of the memory location concerned will not be
changed after the closure of the DECIMAL switch.
The following is a second sample program which the
user may wish to put to run on the hardware system. The
program computes the resistance of two resistors connected





7x200051 AE 2, 51(0,0) Compute RI+ R2.
702000 52 STE 2, 52(0,0) Store partial reusit
in 000052)h.
78200050 LE 2,50(0,0)
7C200051 ME 2)51(0,0) Compute RI x R2.
7D200052 DE 2, 52(0,0) Compute
(R1 x R2)/(R1+ R2).
70200052 STE 2,52(0,0) store result in
000052)h.
000000 HALT
Fi2.4.4 Sample program 2
The computation is carried out using floating-point
arithmetic with single precision. The program is in
Fig.4.4. The value of Ri is in memory location 000050)h,
that of R2 in 000051)h. The result is stored in 000052)h.
No restriction is imposed on where the program is stored in
memory, except that it must not occupy locations 000050)h to
000052)h. A numeric example of the computation is
decimal hexadecimal value
value in S/360 format
45800000R1 0. 5 x 16 5
R2= 0.21875 x 16 6 4 63 80000




5.1) Design characteristics of the target CPU
5.1.1) Target CPU as a collection of
autonomous tunctional units
The target CPU under discussion in this thesis is
composed of a set of autonomous functional units, namely
the ALU's, the memory units, and the work register units,
Each autonomous functional unit contains within itself the
control logic necessary for its operations, and each i.
accessed and operated through interface registers. So the
overall control logic of the CPU is decentralized into thesE
various functional units, and consequently its design an(
implementation will be greatly simplified.
With the target CPU partitioned into functional units,
operations within the CPU can be reduced into data transfers
among the interface registers of the functional units,
together with branch operations for sequencing these date
transfers. Chen's microinstructions, which are used tc
implement the control of the target CPU, perform exactly
these two functions: register-transfer and branch. Due tc
the simplicity of their formats, these microinstructionE
express operations within the CPU in a concise and easily
understandable manner. This conciseness and ease of
understandability is of great pedagogic value because part
of the project for this thesis is the construction of a
hardware system that demonstrates to students the internal
operations of the target CPU, as a way of teaching the
concepts of microprogramming and computer architecture.
Furthermore, the simple formats of Chen's
microinstructions break down the operations within the
target CPU into very simple steps. For example, the
register-transfer- microinstructions only specify the
transfer of data from one source register to one sink
register. As a result, as many as 28.2 of these
microinstructions(register-transfer and branch), on the
average, are needed to execute the functions of a target CPU
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instruction, as shown by thr statistics in Fig.5.1. An
average of 28.2 microinstructions for one CPU instruction is
quite a large number. Fig.5.1 also shows that the maximum
number of microinstructions needed to execute the functions
of a target CPU instruction is 37, and the minimum number is
21. Please note that in forming these statistics, the
microinstructions for instruction fetch, effective address
generation, instruction decode, and interrupt handling are
included.
Number of microinstructions needed for




Fig.5.1 Some statistics on the lengths of
pieces of microprorams.
5.1.2) Pedagogic value and operational status
of the hardware system
The microinstructions used to implement the control of
the target CPU express operations within the CPU in a neat
and concise manner. By following the execution of the
microprograms, a clear understanding of the operations.
within the target CPU can be obtained. The hardware systeir
is constructed as a teaching tool to show, step by step, the
execution of the microprograms. After each step, contents
of the target CPU registers can be examined and modified.
In fact, the contents of the target CPU registers can be
examined and modified at any monent. Careful design
considerations have been made to give users ease and
flexibility in tracing the execution of the microprograms,
and in examining and modifying contents of the target CPU
registers. Furthermore the hardware system also allows
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machine programs to be executed in a step-wise manner, and
allows the setting of break point in both the microprograms
and the machine programs. All these features of the
hardware system are designed to enhance its pedagogic value.
Construction of the system has been completed and is now
functioning normally. It is suitable for demonstration in
front of a small group of students and for student
self-study.
5.1.3) The 'add 1' feature of the register-transfer
microinstructions
The register-transfer microinstructions used in this
project do not only perform register-transfer operations, it
also contains an 'add 1' feature(Fig.1.1). Bit 7 of a
register-transfer microinstruction is used to specify
whether contents of the source register or the immediate
operand is incremented before being loaded into the sink
register. The 'add 1' feature gives the convenience of
incrementing the contents of any addressable register within
the target CPU without involving the fixed-point ALU. If a
strictly pure version of the register-transfer
microinstructions is desired, this 'add 1' feature may be
dropped. The cost of its dropping is discussed in this
section.
In constructing the emulator for the target CPU, it is
observed that the 'add 1' feature is used only when the
program counter is incremented:
If this feature is not used, three microinstructions are
needed to increment the program counter:
where 53)h is the control word for incrementation(Fig.1.6).
These three microinstructions will be referred to as
the 'INC PC' microprogram, and the microinstruction
PC + 1 PC as the 'INC PC' microinstruction in the
following discussion.
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Except for the unconditional branch(B), halt(HALT),
and return(RETN) instructions, all the target CPU
instructions may require the incrementation of the program
counter at the end of their execution. Here the auxiliary
verb 'may' is used because for the conditional branch
instructions, the program counter is not incremented if a
branch is carried out, as a new address will be placed into
it. So the function routines(microprograms) that execute
the majority of the target CPU instructions all contain an
'INC PC' microinstruction. If this 'INC PC' microinstruction
is replaced by the 'INC PC' microprogram, the number of
microinstructions within each function routine will be
increased by 2. However the statistics in Fig.5.1 shows
that the average number of microinstructions needed for the
execution of a target CPU instruction is 28.2. An increase
of 2 microinstructions is relatively small in comparison
with 28.2 microinstructions. So dropping the 'add 1'
feature from the register-transfer microinstructions takes
only a relatively small cost, with regard to the increase in
the number of microinstructions for the execution of the
target CPU instructions.
Yet it must be pointed out that the 'add 1' feature
avoids the, use of the fixed-point ALU and thus will not
alter the values previously stored in the registers AC and
XRDR. If the 'add 1' feature is replaced by an 'add 1'
microprogram, and if the contents of AC and XRDR are of
later use, extra steps must be taken to store the contents
of AC and XRDR somewhere else temporarily. Moreover, the
'add 1' feature gives a straight forward presentation of the
intented operation 'X+ 1-} V. As one mode of operation of
the hardware system built in this project is to step through
the microprograms to demonstrate how a machine instruction
is executed, the easy understandability of the 'add 1'
feature is of great pedagogic value.
5.2) Possible improvement of the design
of the target CPU
The first possible improvement deals with the length
Df the immediate. operand field of the register-transfer
microinstructions used in this project. The target CPU
registers are all of 64, 32, 24, 16, or 8 bits in length.
Experience in constructing. the emulator for the target CPU
shows that loading of immediate operands into registers
longer than 16 bits is not required, but loading of
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immediate operands into registers which are either 16 or
bits long is required. However the register-transfer
microinstructions can only deliver immediateoperandsof 1r bits in length(Fig.1.1). So there is the difficulty of
loading a 16-bit immediate operand, say, a negative 2's
complement number, into a 16-bit register. In order to
overcome this difficulty, some special arrangement must be
made, such as pre-defining the most significant bit of a
certain 16-bit register to a fixed logic level. An example
is the setting the most significant bit of uXR(1) to 1 which
is discussed in section 2 of chapter. 2. If the immediate
operand field of the register-transfer microinstructions is
designed to be 16 bits long, such special arrangements can
be avoided. The reason to allow only 15 bits in the
immediate operand field of the register-transfer
microinstructions is to shorten the microinstructions to
three bytes, so as to save control store space. But the
savings in control store space has the cost of insufficient
bits for the immediate operand field to hold a 16-bit
immediate operand. Please note that the exact lengths of
the fields of the microinstructions were designed by the
author of this thesis, while the meaning of the fields were
defined by Chen.
The second possible improvement of the design of the
target CPU deals with the interrupt handling of the CPU. As
explained in section 1 of chapter 2, the target CPU responds
to interrupt requests only by repeatedly executing a HALT
instruction. This deprives the target CPU of the capability
to respond to user-induced interrupt requests for
programming purposes. If interrupt handling routines are
provided for the target CPU, the CPU is not only able to
respond to user-induced interrupt requests, it can also
offer students an opportunity to-learn the techniques of
interrupt handling, because operations within the target CPU
is to serve as a vehicle of teaching concepts of computer
architecture and microprogramming.
The third possible improvement concerns the
floating-point arithmetic operations perfermed by the target
CPU. At the 'moment, only single-precision arithmetic is
available on the CPU. If double-precision arithmetic is
also desired, it-can be added to the CPU. One possible
method is to add a register to the CPU which is to be
logically concatenated to the memory data register, MDR, to
form a composite register. Double-precision floating-point
numbers can then be loaded from memory into this composite
bits in length(Fig.1.1). So there is the difficulty of
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register. When the floating-point ALU is evoked to perform
a double-precision arithmetic operation, it takes as input
operands the contents of FRDR and of the composite register,
performs the required operation, and returns the result into
FRDR. Please recall that FRDR is 64 bits long. In this
case, an additional set of control words for
double-precision arithmetic must be specified for the
floating-point ALU.
The fourth possible improvement for the design of the
target CPU is to form statistics on the usage of the
different fields of the microinstructions used in this
project. Such statistics will show the relative
significance of these fields, and will help to improve the
design of the microinstructions. The statistics can be
formed by writing bench mark programs in target CPU
instructions, such as programs for sorting and searching.
Then full listings of microinstructions that are required
for the execution of the bench mark programs can be derived.
From these listings of microinstructions, the relative
significance of the different fields of the
microinstructions can be evaluated.
5.3) Suggested hardware implementation of the physical
connections among the target CPU registers
mere are two special reatures in the way data are
moved among the registers of the target CPU. The first one
is when the source register is shorter than the sink
register, the source data is loaded right-adjusted into the
sink register with the higher order bits filled with zeros
when the source register is longer, the extra higher order
bits of the source data are truncated before the data is
loaded into the sink register(Fig.1.4). The second feature
is when the 'add 1' bit of the register-transfer
microinstruction currently under execution is a 1, the
source data is incremented before being loaded into the sink
register. In this section, a scheme of physically connecting
the registers within the target CPU is presented which will








control line INC 0/E 0/E
Fig-5.2 A scheme of connecting registers 0/E output enable
of the target CPU.
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Even though the longest registers in the target CPU is
of 64 bits, the longest registers in Fig.5.2 are given as 4
bits long for the sake of easy illustration. The scheme in
Fig.5.2 provides two common buses. Outputs of all registers
are connected to bus M. Inputs of all registers are
connected to bus N. The two buses are connected via a
buffer and an incrementor. If the data from register A is
to be moved into register B, the data is released from
register A into bus M, routed through either the incrementor
or the buffer, and Finally loaded into register B.
The output of the incrementor is enabled by the
control line INC which carries the control information of
the 'add 1' bit of the register-transfer microinstructions.
The buffer is enabled by an inverted version of the control
line INC. If the 'add 1' bit of the register-transfer
microinstruction currently under execution is a one, the
data on bus M will go through the incrementor onto bus N,
and be incremented. If the 'add 1' bit is a zero, the data
on bus M then goes unchanged through the buffer onto bus N.
Thus the combination of the incrementor, the buffer, and the
control line INC implements the 'add 1' feature of the
register-transfer microinstructions.
In Fig.5.2, register A(4 bits) is longer than register
B(2 bits). If the data in register A is to be moved into
register B, the data goes either through the incrementor or
the buffer onto bus N. Since the two input lines of register
B are only connected to the two low-order data lines of bus
N. register B will only take in data from these two data
lines. The data on the two high-order data lines of bus N
will be ignored. Thus the extra higher-order bits of the
data from a longer source register are truncated before the
data is loaded into a shorter sinks register.
Next consider iow tree ciata in register ii is movecx into
register A. The two output lines of register B are connected
to the two low-order data lines of bus M. The two high-order
data lines of bus M are not connected to register B. Now
with only register B being selected to output data to bus M,
the outputs of all other registers are turned into a
high-impedance state, and are electrically isolated from bus
M. So the two high-order data lines of bus M are only
electrically connected to the ground each via a resister,
and each of them will carry a logic state of zero. Thus when
register B outputs data to the two low-order data lines of
bus M, two zeros will automatically appear on the two
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high-order data lines. Consequently, when the data from
register. B is loaded into register A, it will be
right-adjusted to the least significant bit of register A,
with higher order bits filled with zeros.
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1Appendix A
The emulator for the target CPU begins at location
0000)h of the control store. Its flowchart has been given in
Fig.2.2. A full listing of the emulator is given here. The
listing gives both binary and symbolic representation of the
microinstructions. In the following, some explanations of
the symbolic representation is first made. Then a list of
the addresses for registers in the target CPU is given in
Fig.A.1 for the understanding of the binary representation
of the microinstructions. Following Fig.A.1 is the listing
of the emulator.
MDR IR Move the contents of MDR into IR.
IR/OP uPC Move the contents of the subregister
IR/OP of IR into uPC.
XRDR+IR/D2 XRDR Add the contents of XRDR with
content of the displacment field of
IR, place result in XRDR.
M((MAIZ))- MDR Fetch into MDR the contents of the
memory location addressed by MAR.
F RD R F R ((F RAR)) Store the contents of FRDR into the
floating point register being
addressed by FRAR.
Place immediate operand of 0003)h0003)h 3XRAR
into uXRAR.
XRDR UFRDR move the contents of XRDR into upper
half of FRD
IPC Branch unconditionally to address
labelled IPC.
2IF IR(4)=1 -FAR1,SET If bit 4 of IR is a 1, branch to the
address labelled FAR1, proceed
otherwise. The test bit is set to






IF ARZ=1 IPC,RES If ARZ bit in INDC is set, branch to
address labelled IPC, proceed
otherwise. Test bit reversed.
IF MI/O=1 STKFL If mask bit for I/O bit in INDC is
set, branch to address labelled
STKFL, proceed otherwise. Test bit
unchanged. Symbols for mask bits
are











































Fig.A.1 Addresses of registers of the target CPU.
MICRO -INSTRUCTIONADDR LABEL COMML ITOPERATION
0000 0 001001 0 1 00000001.0000000 0080- INDC
0001 0 001010 0 1 000000011111111 O OFF MASK
0002 0 010110 0 1 000000100000000 0100uXRDR
0003 0 010111 0 1 000000000000011 0003uXRAR
0004 0 000110 0 1 000000000000010 uXRDR uXR((uXRAR))
0005 P/FE1 0 001111 0 0 000000000001110 INSTR. FETCHPC+ MAR
0006 0 000100 0 1 000000000000001 M ((MAR)) 4 MDR
0007 0 001000 0 0 000000000001101 MDR IR
0008 0 010001 0 0 000000000011001 IR/B2 XRAR
0009 0 000011 0 1 000000000000001 XR((XRAR)) XRDR
OOOA 0 000010 0 1 000000001010000 XRDR+IR/D2 XRDR
OOOB 0 100000 0 0 000000000001100 XRDR IR/D2
000C 0 010001 0 0 000000000011011 IR/X2 XRAR
OOOD 0 000011 0 1 000000000000001 YR ((XRAR)) XRDR
000E 0 000010 0 1 000000001010000 XRDR+IR/D2+ XRDR
OOOF 0 001111 0 0 000000000001100 XRDR MAR
0010 DCODE 0 010011 0 0 000000000011100 IR/OP uPC INSTR. DECODE
0011
0012 STE 0 010000 0 0 000000000011101 STE ROUTINEIR/R1 FRAR
0013 0 000001 0 1 000000000000001 FR((FRAR)) FRDR
0014 0 001101 0 0 000000000011110 UFRDR MDR
0015 0 000100 0 1,000000000000010 MDR M( (MAR))




001A ST IR/R1 XRAR0 010001 0 0 000000000011101 ST ROUTINE
MICRO -INSTRUCTIONADDR LABEL OPERATION COMMENT
001B 0 000011 0 1 000000000000001 XR( (XRAR)) XRDR
0 01C 0 001101 0 0 000000000001100 XRDR MDR
001D 0 000100 0 1 000000000000010 MDR- M((MAR))
001E 1 0000 000000000 11 00011011 IPC
001F ST DX 0 010001 0 0 000000000011101 IR/R1 XRAR STDX ROUTINE
0020 0 000011 0 1 000000000000001 XR((XRAR)) XRDR
0 021 0 001101 0 0 000000000001100 XRDR MDR
0022 0 000100 0 1 000000000000010 MDR M ((MAR))
0023 0 010001 1 0 000000000011101 I R/ R 1+ 1 XRAR
0024 0 000011 0 1 000000000000001 XR((XRAR))- XRDR
0025 0 001101 0 0 000000000001100 XRDR MDR
0026 0 001111 1 0 000000000001111 MAR+ 1 MAR
0027 0 000100 0 1 000000000000010 MDR M((MAR))
0028 1 0000 000000000 11 00011011 IPC
0029 LE 0 010000 0 0 000000000011101 I R/R1 FRAR LE ROUTINE
002A 0 000001 0 1 000000000000001 FR ((FRAR)) FRDR
002B 0 000100 0 1 000000000000001 M((MAR))± MDR
002 C 0 011110 0 0 000000000001101 MDR UFRDR
002D 0 000001 0 1 000000000000010 FRDR FR ((FRAR))
002E 1 0000 000000000 11 00011011 + IPC
002F
0030
0031 L 0 000100 0 1 000000000000001 M((MAR)) MDR L ROUTINE
0032 0 001100 0 0 000000000001101 MDR XRDR
0033 0 010001 0 0 000000000011101 IR/R1 XRAR
0034 0 000011 0 1 000000000000010 XRDR XR( (XRAR))
0035 IPC1 0000 000000000 11 00011011
COMMENTADDR LABRL OPERATIONMICRO-INSTRUCTION
M((MAR)) MDR0 03 6 T DX 0 000100 0 1 000000000000001 LDX ROOUTINE
0037 TR/R1 XRAR0 010001 0 0 000000000011101
MDR XRDR003 8 0 001100 0 0 000000000001101.
003 9 0 000011 0 1 000000000000010 XRDR XR (XRAR))
MAR+ 1 MAR003A 0 001111 1 0 000000000001111
M ((MAR)) MDR0 000100 0 1 0000000000000010 03 B
MDR- XRDR0030 0 001100 0 0 000000000001101
TR/R1+ 1± XRAR0 010001 1 0 000000000011101003 D
0 000011 0 1 000000000000010 XRDR+ XR ((XRAR))003 E







CALL0043 1 0000 000000000 00 11011100
+ RETN0044 1 0000 000000000 00 11100000
B1 0000 000000000 00 111000100 045
BCT0046 1 0000 000000000 00 11100101
}RIO0047 1 0000 000000000 00 11101101
BSTF0048 1 0000 000000000 00 11110011
0049 BSTM1 0000 000000000 00 11111001
BO004A 1 0000 000000-000 00 11111111
1 0000 000000000 11 00000101 BZ004E
004C 1 0000 000000000 11 00001011 BM
1 0000 000000000 11 00010001 BXM004D
004E
004F
ST0050 1 0000 000000000 00 00011010
177ADDR LABEL MICRO-INSTRUCTION COMMENTOPERATION
0051 STDX1 0000 000000000 00 00011111
0052
0053
0054 1 0000 000000000 00 10011100 XARTH
0055
0056 1 0000 000000000 00 10011100 XARTH
0057
0058 1 0000 000000000 00 00110001 L
0059 LDX1 0000 000000000 00 00110110
OO5A 1 0000 000000000 00 10011100 XARTH
005B 1 0000 000000000 00 10011100 XARTH
005C 1 0000 000000000 00 10100101 XMUL
005 D 1 0000 000000000 00 10110010 XDIV
005E 1 0000 000000000 00 10011100 XARTH





0064 1 0000 000000000 00 1001100- HKO
0065




006A 1 0000 000000000 00 10011001
006B 1 0000 000000000 00 10011001
XARO
XARO
COMMENTADDJ LA BET OPERATIONMICRO-INSTRUCTION
XMUL 0006C 1 0000 000000000 00 10100010
006D XDIVO1 0000 000000000 00 10101111
XARO006E 1 0000 000000000 00 10011001
XARO006F 1 0000 000000000 00 10011001
1 0000 000000000 00 00010010 STE0070
0071
FARO0072 1 0000 000000000 00 10010000
FARO0 073 1 0000 000000000 00 10010000
FARO1 0000 000000000 00 100100000074
FARO1 0000 000000000 00 100100000075
0076
0077
1 0000 000000000 00 00101001 LE0078
0079
FARTH1 0000 000000000 00 10010010007A
FARTH1 0000 000000000 00 10010010007B
FARTH1 0000 000000000 00 10010010007C
FARTH1 0000 000000000 00 10010010007D
007E
007E
SETIK1 0000 000000000 11 001100110080
RSTMK1 0000 000000000 11 001110010081
SINDC1 0000 000000000 11 001111110082
RINDC1 0000 000000000 11 010001010083
STMSK1 0000 000000000 11 010010110084
LDMSK1 0000 000000000 11 010100000085
STIND1 0000 000000000 11 010101010086
OPFRATTOJ COMMENTADDN LABEL MICRO-INSTRUCTION
1 0000 000000000 11 010110100087 LDIND
0088 RSRLLL 0000 000000000 00 11010010
0089 RSRLL1 0000 000000000 00 11010010
008A HALT 1 0000 000000000 11 00011100 IRUPT
008B 1 0000 000000000 11 00011011 IPC
008C SL RDL1 0000 000000000 00 11000000
008D SLRDL1 0000 000000000 00 11000000
008E RSRLL1 0000 000000000 00 11010010
008F
MAR-} MDR0090 FARO 0 001101 0 0 000000000001111 PARITH ROUTINE
0091 1 0011 100000100 00 10010011 TF TR( 4)= 0 FAR1, SET
M ((MAR))} MDR0092 FARTH 0 000100 0 1 000000000000001
0093 FAR 1 0 010000 0 0 000000000011101 TR/R1 FRAR
FR(( FRAR)) FRDR0094 0 000001 0 1 000000000000001
0095 0 000000 0 0 000000000011100 IR/OP AOP
0 000001 0 1 0000000000000100096 FRDR a FR ((FRAR)
0097 1 0000 000000000 11 00011011 IPC
0098
MAR MDR0099 XARO 0 001101 0 0 000000000001111 ROUTINE ROR
009A 1 0100 100000010 00 10011011 TF IR( 2) =1 XAR01, RES XADD,XSUB
0093 XARO1 1 0011 100000011 00 10011101 TF IR( 3= 0 XAR02, SET
M ((MAR)) MDR009C XARTH 0 000100 0 1 000-000000000001
009D XAR02 0 010001 0 0 000000000011101 IR/R1 XRAR
0 000011 0 1 000000000000001 XR( (XRAR)) XRDR009E
IR/OP XOP009F 0 000010 0 0 000000000011100
XRDR XR( (XRAR)O OA O 0 000011 0 1 000000000000010
IPC00.41 1 0000 000000000 11 00011011
ADDR LABEL COMMENTMICRO- INSTRUCTION OPERATION
00A2 XMTITJ0 0 001101 0 0 000000000001111 MAR MDR XMIIT ROUTTNE
00A3 1 0100 100000010 00 10100100 TF IR( 2)=1 XMUL1,RES
OOA4 Xr1III 1 1 0011 100000011 00 10100110 TF IR 3= 0 XMUL2 SET
00A5 XMUTJ 0 000100 0 1 000000000000001 M( (MAR))- MDR
O OA 6 XMTIL2 0 010001 1 0 000000000011101 IR/R1+ 1- XRAR
OOA7 0 000011 0 1 000000000000001 XR((XRAR)) XRDR
00A8 0 000010 0 1 000000001011100 X RDRX MDR XRDR
OOA9 0 010001 0 0 000000000011101 IR/R1 XRAR
O OAA 0 000011 0 1 000000000000010 XRDR XR((XRAR))
IR/R1+ 1 XRAROOAB 0 010001 1 0 000000000011101
OOAC 0 001100 0 0 000000000011010 MQ XRDR
O OAD 0 000011 0 1 000000000000010 XRDR XR((XRAR))
PCOOAE 1 0000 000000000 11 00011011
OOAF X DI IJ0 0 001101 0 0 000000000001111 MAR- MDR XDI V ROUTINE
OOBO 1 0100 100000010 00 10110001 IF IR( 2)=1 XDIV1,RES
OOB1 XDIV1 1 0011 100000011 00 1011.0011 IF TR( 3)= 0 XDI V2, SET
0 OB2 XDIV 0 000100 0 1 000000000000001 M ((MAR)) MDR
0OB3 XDIV2 0 010001 1 0 000000000011101 IR/R1+ 1 XRAR
0 000011 0 1 000000000000001OOB4 XR((XRAR)) XRDR
0 0BS 0 011010 0 0 000000000001100 XRDR MQ
OOBS 0 010001 0 0000000000011101 IR/R1- XRAR
OOB7 0 000011 0 1 000000000000001 XR((XRAR)) XRDR
OOB8 0 000010 0 1 000000001011101 XRDR MDR XRDR
O OB9 0 000011 0 1 000000000000010 XRDR XR ((XRAR))
OOBA 0 001100 0 0 000000000011010 MQ XRDR
OOBB 0 010001 1 0 000000000011101 IR/R1+ 1 XRAR
0 OBC 0 000011 0 1 000000000000010 XRDR XR((XRAR))
COMMENTADDR LABEL OPERATIONMICRO INSTRUCTION
OOBD IPC1 0000 000000000 11 00011011
OOBE
OOBF
0oCo SLRDI 0 010001 1 0 000000000011101 HOUTINE FORIR/R1+ 1 XRAR
00C1 XR((XRAR)) XRDR STDL, SRDL0 000011 0 1 000000000000001
O OC2 XRDR FRDR0 001011 0 0 000000000001100
0OC3 IR/R1 XRAR0 010001 0 0 000000000011101
XR((XRAR)) XRDROOC4 0 000011 0 1 000000000000001
OOC5 XRDR 4 UFRDR0 011110 0 0 000000000001100
MDR 4 XRDROOC6 0 001100 0 0 000000000001101
0OC7 S1 FRDR x2 FRDR0 000000 0 0 000000000011100
XRDR 1 XRDRo0C8 0 000010 0 1 000000001010010
0 OC9 1 0000 100100101 00 11000111 TF ARZ=OSHF1,RES
O OCA FRDR XRDR0 001100 0 0 000000000001011
0 000011 0 1 000000000000010 XRDR XR((XRAR))OOCB
UFRDR XRDR0 001100 0 0 000000000011110OOCC
OOCD 0 010001 0 0 000000000011101 IR/R1 XRAR
XRDR XR((XRAR))0 000011 0 1 000000000000010OOCE
IPC1 0000 000000000 11 00011011OOCF
DODO
OOD1
IR/R1 XRAR ROUTINE FOR0012 RSRL 0 010001 0 0 000000000011101
XR((XRAR)) XRDR SL L, SI0 000011 0 1 00000000000000100D3 SHF
AND ROLXRDR X 2+ XRDR0 000010 0 0 000000000011100OOD4
0 000011 0 1 000000000000010 XRDR XR ((XRAR))ODDS
UDR- XRDR0 001100 0 0 000000000001101OOD6
XRDR 1 XRDR0 000010 0 1 000000001010010OOD7
ADDR LABRT, MICRO INSTRUCTION OPERATION COMMEAI
0 ODS 0 001101 0 0 000000000001100 XRDR MDR
1 0000 100100101 00 11010011 IF A RZ= 0 SHF2 RES00D O
1 0000 000000000 11 00011011 IPC
00Dd
OODC CALL 0 001110 1 0 000000000001110 PC+ 1 PC CAT L ROUTINE
OODE 0 000101 0 0 000000000100001 PSw STAG
OODE 0 001110 0 0 000000000001111 MAR PC
OODF 1 0000 000000000 11 00011100 IRUPT
OOEO RRTN 0 100001 0 0 000000000000101 STASK PS 1N RPTI ROUTIN
OOE1 1 0000 000000000 11 00011100 IRUPT
0 0E2 B 0 001110 0 0 000000000001111 MAR PC I ROUTINE
0 0E3 1 0000 000000000 11 00011100 IRUPT
O OE4
00E5 RCT 0 010001 0 0 000000000011101 TR/R1 XRAR BCT ROUTINE
0 OEG 0 000011 0 1 000000000000001 XR((XRAR)) XRDR
00E7 0 000010 0 1 000000001010010 XRDR- 1 XRDR
OOE8 0 000011 0 1 000000000000010 XRDR XR( (XRAR))
00E9 1 0100 100100101 11 00011011 IF AR7 =1 IPC RES
O OEA 0 001110 0 0 00000000000111.1 MAR- PC
GOER 1 0000 000000000 11 00011100 IRUPT
OOEC




1 0010 100001011 11 0001101
IF I/0= 0 IPC, REV
0 OFO TOSET 1 0110 100001010 11 00010111 IF IR(10)=1 REPL
OOF1 1 0100 100100001 11 00010111 IF T/0=1- REPL RES
00F2
00DA
1 0001 100100001 11 00011011
ORAT TON COMMENTADDR LABEL MICRO INSTRUCT ION
BSTF ROUTINEIF STKF=1 0FSET00F3 RSTF 1 0110 100100010 00 11110110
00 F4 1 0010 100001011 11 00011011 TF IR( 11)=0 IPC
00F5 1 0001 100100010 11 00011011 IF STKF= 0 IPC ,REV
OOF6 SFSET 1 0110 100001010 11 00010111 IF IR(10)=1 REPT,
00F7 1 0100 100100010 11 00010111 T F STKF=1 REPL, RES
OOF8
RSTM ROUTINE
00F9 BSTM 1 0110 100100011 00 11111100 IF ST KM=1 SMSET
OOFA 1 0010 100001011 11 00011011 IF TR(11)=0 IPC
OOFB 1 0001 100100011 11 00011011 IF STKM= 0 IPC, REV
00F'C SMSE 1 0110 100001010 11 00010111 IF IR(10)=1 REPL
OOFD 1 0100 100100011 11 00010111 rF STKJ M=1 REPL, RES
OOFE
BO ROUTINE1 0110 100100100 11 00000010 IF A0 V=1 AVSET0OFF BO
1 0010 100001011 11 00011011 IF IR(11)=0 IPC0100
1 0001 100100100 11 00011011 IF A0V=0 IPC REV0101
0102 A VSET 1 0110 100001010 11 00010111 IF TR(10) =1 REPL
0103 1 0100 10010 0100 11 00010111 IF A0V=1 REPL, RES
0104
BZ ROUTINE1 0110 100100101 11 00001000 IF ARZ=1 AZSET0105 BZ
1 0010 100001011 11 00011011 TFIR(11)=0 IPC0106
1 0001 100100-101 it 00011011 IF ARZ= 0 IPC. REV0107
0108 AZSEl 1 0110 100001010 11 00010111 IF IR(10) =1 REPL
0109 1 0100 100100101 11 00010111 IF ARZ =1 REPL, RES
01OA
BM RTTIF010E BM 1 0110 100100110 11 00001110 TF ARIA=1 ANSET
TF TR( 11)=0 IPC1 0010 100001011 11 00011011010C
01OD 1 0001 100100110 11 00011011 IT ARN=O IPC, REV
COMMENTOPERATIONADDR LABEL MTCRO INSTRUCTION
ANSFT 1 0110 100001010 11 00010111 IY TR( 10) =1 REPT010E
010F 1 0100 100100110 11 00010111 IF ARN=1 REPTJ, RES
0110
1 0110 100100111 1.1 00010100 IF XRN=1 XNSET0111. R W
1 0010 100001011 11 00011011 IF IR(11)=0 IPC0112
1 0001 100100111 11 00011011 IF X RN= 0 IPC, REV0113
0114 US FT 1 0110 100001010 11 00010111 IF TR(10)=1 REPI
0115 1 0100 100100111 11 00010111 IF XRN= 1 REPL, RES
0116
MAR PC0117 REPL 0 001110 0 0 000000000001111
IRUPT1 0000 000000000 11 000111000118
0119
011A
PC+ 1 PC0 001110 1 0 00000000000111001113 IPC
011C IRUPT 1 0010 100100000 00 00000101 IF ENAB= 0 TNFET
0111) IOPG 1 0010 100100001 11 00100011 IF I/0=0 STKFL
1 0010 101000001 11 00100011 IF MI/ 0= 0- STKFL011E




0123 STKFI 1 0010 100100010 11 00100111 IF STKF= 0 STKMP
1 0010 101000010 11 00100111 IF MSTKF= 0- STMP0124
HALT1 0000 000000000 00 10001010012.5
0126
0127 STKMP 1 0010 1UU10001.1 11 00101011 IF STKM=0 AOVF
0128 1 0010 101000011 11 00101011 IF A1STK1= 0 AOVF
COMMENADDR LABEL OPERATIONMICRO INSTRUCTION
HALT0129 1 0000 000000000 00 10001010
012A
TEST AOV BIT012E AOVF 1 0010 100100100 11 00101111 IF AOV= 0 XRNG
012C 1 0010 101000100 11 00101111 IF MAOV= 0 XRNG
012D HALT1 0000 000000000 00 10001010
012E
TEST XRN BIT0 12 F XRIG 1 0010 100100111 00 00000101 IF XRN=O- INFET
013 0 1 0010 101000111 00 00000101 IF MXRN=O--} INFET
HALT0131 1 0000 000000000 00 10001010
0132
SMASK ROUTINEMSK XRDR0133 SETMK 0 001100 0 0 000000000001010
XRDR-I-IR/D2 MDR0134 0 001101 0 0 000000000100000
XRDRWIDR XRDR0 000010 0 1 0000000010101100135
XRDR- MASK013 6 0 001010 0 0 000000000001100
IPC1 0000 000000000 11 00011011013 7
013 8
MSK XRDR013 9 RSTMA 0 001100 0 0 000000000001010 RMASK ROUTINE
(RDR+IR/ D2 MDR0 001101 0 0 000000000100000013A
XRDRAMDR XRDR0 000010 0 1 000000001010100013R
XRDR+ MASK0 001.010 0 0 0000000000011000130
IPC1 0000 000000000 11 00011011013 D
013 E
INDC XRDR SINDC ROUTINE013E SINDC 0 001100 0 0 000000000001001
XRDRR+IR/D2+ MDR0 001101 0 0 0000000001000000140
XRDRVMDR XRDR0 000010 0 1. 0000000010101100141
XRDR INDC0 001001 0 0 0000000000011000142
IPC1 0000 000000000 11 000110110143
ADDR LABET COMMENTi I TCRO INSTRUCTION OPERATION
0144
0145 RINDC 0 001100 0 0 000000000001001 INDC+ XRDR RINDC ROUTINE
0146 0 001101 0 0 000000000100000 (RDR+IR/D2 MDR
0147 0 000010 0 1 000000001010100 XRDRAMDR XRDR
0148 0 001001 0 0 000000000001100 XRDR-* INDC
TPO0149 1 0000 000000000 11 00011011
014A
STMSK ROUTINEMASK} XRDR01413 STMSK 0 001100 0 0 000000000001010
0 010001 0 0 000000000011101 WR1 XRAR014 C
0 000011 0 1 000000000000010 XRDR- XR((X RAR))014D
1 0000 000000000 11 00011011 - IPC014E
014F
0150 LDMSK 0 010001 0 0 000000000011101 I DMSK ROUTINEIR/R1- XRAR
XR((XRAR)) XRDR0151 0 000011 0 1 000000000000001
0 001010 0 0 000000000001100 XRDR MASK0152
1 0000 000000000 11 000110110153 - IPC
0154
STIND ROUTINE015 5 STIND 0 001100 0 0 000000000001001 INDC- XRDR
0 010001 0 0 0000000000111010156 TR/R1- XRAR
0 000011 0 1 0000000000000100157
1 0000 000000000 11 00011011 XRDR-XRVVXRARAIPC0158
0159
LDIND ROUTINEIR/R1- XRAR015 A LDIND 0 01000100 0 000000000011101
0 000011 0 1 000000000000001 XR'((XRAR))- XRDR015 B
XRDR- INDC0 001001 0 0 000000000001100015 C




There are totally six circuit boards in the hardware
system. They are labelled from A to F respectively.
Circuit boards A and C are two MDX-CPU2 cards from MOSTEK.
Processor l is housed on board C, and processor 2 on board
A. On board B are the local memory for processor 2, the
global memory for both processor 1 and processor 2, and the
switching network governing the access of the global memory.
On board D are the interlace circuitry for processor 1 to
interact with the display panel. Boards E and F are mounted
behind the display panel. On board E are the numeric
display unit, the keyboard, and the control switches. On
board F are the LED's and the push-button switches for the
target CPU registers, and the address-display. Details of
circuitry on boards B, D, E, and F are given in the
following. For the circuitry of boards A and C, please
consult the operations manuals of the MDX-CPU2 card.
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